

Description

The NEC μPD4164 is a 65,536-word by 1-bit dynamic N-channel MOS Random-access Memory (RAM) designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated providing both automatic and transparent operation.

The μPD4164 utilizes a three-poly, N-channel, silicon-gate process which provides high storage cell density, high performance, and high reliability.

The μPD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assure that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield at a low cost to the user while maintaining compatibility between dynamic RAM generations.

The μPD4164 three-state output is controlled by $\overline{\text{CAS}}$, independent of $\overline{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the output by holding $\overline{\text{CAS}}$ low. The data-out pin is returned to the high impedance state by returning $\overline{\text{CAS}}$ to a high state. The μPD4164 hidden refresh feature allows $\overline{\text{CAS}}$ to be held low to maintain output data while $\overline{\text{RAS}}$ is used to execute $\overline{\text{RAS}}$ -only refresh cycles.

Refresh is accomplished by performing $\overline{\text{RAS}}$ -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128-address combinations of A_0 through A_6 during a 2ms period.


Multiplexed address inputs permit the μPD4164 to be packaged in the standard 16-pin dual-in-line package. The 16-pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

Features

- 65,536 x 1-bit organization
- High memory density
- Multiplexed address inputs
- Single +5V power supply
- On-chip substrate bias generator
- Low power dissipation: 27.5mW max (standby) (μPD4164-10); 330mW (active); 27.5mW (standby)
- Three-state, TTL-compatible, nonlatched output
- Read, write, read-write, read-modify-write, $\overline{\text{RAS}}$ -only refresh, and page mode capability
- All inputs TTL-compatible, and low input capacitance
- 128 refresh cycles (A_0 – A_6 pins for refresh address)
- $\overline{\text{CAS}}$ -controlled output allows hidden refresh
- Available in a plastic 16-pin package
- 4 performance ranges:

Device	Access Time	R/W Cycle	RMW Cycle
μPD4164-10	100ns	200ns	230ns
μPD4164-12	120ns	230ns	245ns
μPD4164-15	150ns	260ns	280ns
μPD4164-20	200ns	330ns	345ns

Pin Configuration



Pin Identification

Pin No.	Symbol	Function
1	NC	No connection
2	D_{IN}	Data input
3	$\overline{\text{WE}}$	Write enable
4	$\overline{\text{RAS}}$	Row address strobe
5-7, 9-13	A_0 – A_7	Address inputs
8	V_{CC}	+5V power supply
14	D_{OUT}	Data output
15	$\overline{\text{CAS}}$	Column address strobe
16	GND	Ground

Absolute Maximum Ratings*

Operating Temperature, T_{OPR}	0°C to +70°C
Storage Temperature, T_{STG} (Plastic Package)	–55°C to +125°C
Supply Voltages On Any Pin except V_{CC}	–1V to +7V [Ⓢ]
Supply Voltage, V_{CC}	–0.5V to +7V [Ⓢ]
Short-circuit Output Current	50mA
Power Dissipation, P_D	1W

Note: [Ⓢ] Relative to GND

* COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

5

DC Characteristics

T_A = 0°C to +70°C ①; V_{CC} = +5V ± 10%; GND = 0V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	All voltages referenced to GND
	GND	0	0	0	V	
High-level Input Voltage, (RAS, CAS, WE)	V _{IHC}	2.4		5.5	V	
High-level Input Voltage, All Inputs except RAS, CAS, WE	V _{IH}	2.4		5.5	V	
Low-level Input Voltage, All Inputs	V _{IL}	-1.0		0.8	V	
Operating Current Average Power	μPD4164-20			45		②
Supply Operating Current RAS, CAS Cycling; t _{RC} = t _{AC} (min)	μPD4164-15			50		
	μPD4164-12			55		
	μPD4164-10			60		
Standby Current Power Supply Standby Current (RAS = V _{IHC} , D _{OUT} = High-impedance)	I _{CC2}			5.0	mA	
Refresh Current Average Power Supply Current, Refresh Mode; RAS Cycling, CAS = V _{IHC} , t _{RC} = t _{AC} (min)	μPD4164-20			35		②
	μPD4164-15			40	mA	
	μPD4164-12			45		
	μPD4164-10			45		
Page Mode Current Average Power Supply Current, Page Mode Operation RAS = V _{IL} , CAS Cycling t _{AC} = t _{AC} (min)	μPD4164-20			35		②
	μPD4164-15			40	mA	
	μPD4164-12			45		
	μPD4164-10			45		
Input Leakage Current (any input); V _{IH} = 0V to +5.5V; All Other Pins Not Under Test = 0V	I _{IL}	-10		10	μA	
Output Leakage Current D _{OUT} is Disabled, V _{OUT} = 0V to +5.5V	I _{OL}	-10		10	μA	
Output Levels High-level Output Voltage (I _{OUT} = 5mA)	V _{OH}	2.4		V _{CC}	V	
Low-level Output Voltage (I _{OUT} = 4.2mA)	V _{OL}	0		0.4	V	

Notes: ① T_A is specified here for operation at frequencies to f_{AC} ≧ f_{AC} (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met.
 ② I_{CC1}, I_{CC3} and I_{CC4} depend on output loading and cycle rates. Specified rates are obtained with the output open.

Capacitance

T_A = 0°C to +70°C; V_{CC} = +5V ± 10%; GND = 0V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance (A ₀ -A ₇), D _{IN}	C _{I1}		5		pF	
Input Capacitance RAS, CAS, WE	C _{I2}		8		pF	
Output Capacitance D _{OUT}	C _O		7		pF	

AC Characteristics

T_A = 0°C to +70°C ①; V_{CC} = +5V ± 10%; GND = 0V ② ③ ④

Parameter	Symbol	Limits								Unit	Notes
		4164-20		4164-15		4164-12		4164-10			
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	330		260		230		200		ns	⑤
Read-write Cycle Time	t _{RWC}	345		280		245		230		ns	⑤
Page Mode Cycle Time	t _{PC}	190		145		130		110		ns	⑤
Access Time from RAS	t _{RAC}		200		150		120		100	ns	⑥ ⑦
Access Time from CAS	t _{CAC}		100		75		60		50	ns	⑦ ⑧
Output Buffer Turn-off Delay	t _{OFF}	0	50	0	40	0	35	0	30	ns	⑧
Transition Times (rise and fall)	t _r	3	50	3	50	3	35	3	35	ns	④
RAS Pre-charge Time	t _{RP}	120		100		90		90		ns	
RAS Pulse Width	t _{RAS}	.2	10	.15	10	.12	10	.1	10	μs	
RAS Hold Time	t _{RSH}	100		75		60		50		ns	
CAS Pulse Width	t _{CAS}	.1	10	.075	10	.06	10	.05	10	μs	
CAS Hold Time	t _{CSH}	200		150		120		100		ns	
RAS to CAS Delay Time	t _{RCD}	30	100	25	75	25	60	20	50	ns	⑩
CAS to RAS Precharge Time	t _{CRP}	0		0		0		0		ns	
CAS Pre-charge Time	t _{CPN}	30		25		25		20		ns	
CAS Precharge Time (for page mode cycle only)	t _{CP}	80		60		60		50		ns	
RAS Precharge CAS Hold Time	t _{RPC}	0		0		0		0		ns	
Row Address Set-up Time	t _{ASR}	0		0		0		0		ns	
Row Address Hold Time	t _{RAH}	20		15		15		10		ns	
Column Address Set-up Time	t _{ASC}	0		0		0		0		ns	
Column Address Hold Time	t _{CAH}	30		25		20		15		ns	
Column Address Hold Time Referenced to RAS	t _{AR}	130		100		80		65		ns	
Read Command Set-up Time	t _{RCS}	0		0		0		0		ns	
Read Command Hold Time Referenced to RAS	t _{RHH}	25		20		20		20		ns	⑪


AC Characteristics (Cont.)

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ ①; $V_{CC} = +5\text{V} \pm 10\%$; $GND = 0\text{V}$ ② ③ ④

Parameter	Symbol	Limits						Unit	Notes		
		4164-20		4164-15		4164-12				4164-10	
		Min	Max	Min	Max	Min	Max			Min	Max
Read Command Hold Time	t_{RCH}	0	0	0	0	0	0	ns	①		
Write Command Hold Time	t_{WCH}	55	45	35	30	30	30	ns			
Write Command Hold Time Referenced to RAS	t_{WCR}	155	120	95	80	80	80	ns			
Write Command Pulse Width	t_{WP}	55	45	35	30	30	30	ns			
Write Command to RAS Lead Time	t_{RWL}	55	45	40	35	35	35	ns			
Write Command to CAS Lead Time	t_{CWL}	55	45	40	35	35	35	ns			
Date-in Set-up Time	t_{DS}	0	0	0	0	0	0	ns	②		
Date-in Hold Time	t_{DH}	55	45	35	30	30	30	ns	②		
Date-in Hold Time Referenced to RAS	t_{DHR}	155	120	95	80	80	80	ns			
Refresh Period	t_{REF}	2	2	2	2	2	2	ms			
Write Command Set-up Time	t_{WCS}	-10	-10	-10	0	0	0	ns	③		
CAS to WE Delay	t_{CWD}	55	45	40	40	40	40	ns	④		
RAS to WE Delay	t_{RWD}	130	120	100	90	90	90	ns	④		

- Notes: ① T_A is specified here for operation at frequencies to $f_{RC} \approx f_{RC}(\text{min})$. Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
- ② An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- ③ AC measurements assume $t_T = 5\text{ns}$.
- ④ $V_{IH}(\text{min})$ or $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} or V_{IH} and V_{IL} .
- ⑤ The specifications for $t_{RC}(\text{min})$ and $t_{WRC}(\text{min})$ are used only to indicate cycle times at which proper operation over the full temperature range ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$) is assured.
- ⑥ Assumes that $t_{ACS} \leq t_{ACD}(\text{max})$. If t_{ACS} is greater than the maximum recommended value shown in this table, t_{ACD} will increase by the amount that t_{ACS} exceeds the values shown.
- ⑦ Measured with a load equivalent to 2 TTL loads and 100pF.
- ⑧ Assumes that $t_{ACD} \approx t_{ACD}(\text{max})$.
- ⑨ $t_{DFF}(\text{max})$ defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
- ⑩ Operation within the $t_{ACD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{ACD}(\text{max})$ is specified as a reference point only. If t_{ACD} is greater than the specified $t_{ACD}(\text{max})$ limit, access time is controlled exclusively by t_{CAC} .
- ⑪ Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- ⑫ These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- ⑬ t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in read-write, and read-modify-write cycles only. If $t_{WCS} = t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If $t_{CWD} \approx t_{CWD}(\text{min})$ and $t_{RWD} \approx t_{RWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell. If neither of the above conditions is met the condition of the data-out (at access time and until CAS goes back to V_{IH}) is indeterminate.

Timing Waveforms



5

